

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/526,394	03/16/2000	Wayne J. Howell	BU9-99-175	1550
28211	7590 01/24/2002			
FREDERICK W. GIBB, III MCGINN & GIBB, PLLC 2568-A RIVA ROAD SUITE 304			EXAMINER	
			PAREKH, NITIN	
	S, MD 21401		ART UNIT	PAPER NUMBER
	•		2811	. ,
		DATE MAILED: 01/24/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/526,394 Applicant(s)

Howell et al

Examiner

Art Unit



	Nitin Parekh	2811	
The MAILING DATE of this communication appe	ars on the cover sheet with the corre	spondence addr	ess
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS: THE MAILING DATE OF THIS COMMUNICATION.	SET TO EXPIRE 3 MOI	NTH(S) FROM	
 Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communicati If the period for reply specified above is less than thirty (30) days, a be considered timely. If NO period for reply is specified above, the maximum statutory per communication. 	on. reply within the statutory minimum of thirty (30) days will	late of this
 Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the management patent term adjustment. See 37 CFR 1.704(b). 	tute, cause the application to become ABAN ailing date of this communication, even if time	DONED (35 U.S.C. ely filed, may reduce	§ 133). any
Status 1) ☑ Responsive to communication(s) filed on <u>Oct 31</u>	, 2001		·
2a) ☐ This action is FINAL . 2b) ☒ This a	action is non-final.		· -
3) Since this application is in condition for allowance closed in accordance with the practice under Ex			rits is
Disposition of Claims			
4) 🔀 Claim(s) <u>1-4, 6-11, 13, and 14</u>		is/are pend	ling in the applica
4a) Of the above, claim(s)		is/are withdra	awn from considera
5) Claim(s)		is/ar	e allowed.
6) ☑ Claim(s) <u>1-4, 6-11, 13, and 14</u>		is/ar	e rejected.
7)		is/ar	e objected to.
8) Claims	are subject t	to restriction and	or election requirem
Application Papers			
9) The specification is objected to by the Examiner.			
10) The drawing(s) filed oni	s/are objected to by the Examiner.		
11) The proposed drawing correction filed on	is: a pproved	b) ☐disapprove	ed.
12) \square The oath or declaration is objected to by the Example 12.	niner.		
Priority under 35 U.S.C. § 119			
13) Acknowledgement is made of a claim for foreign p	oriority under 35 U.S.C. § 119(a)-(d).		
a)☐ All b) ☐ Some* c) ☐None of:			
 Certified copies of the priority documents have 	ve been received.		
2. Certified copies of the priority documents have	ve been received in Application No.		<u> </u>
 Copies of the certified copies of the priority of application from the International Bure *See the attached detailed Office action for a list of the action for a list of	au (PCT Rule 17.2(a)).	s National Stage	•
14) ☐ Acknowledgement is made of a claim for domestic	•		
Attachment(s)			
15) X Notice of References Cited (PTO-892)	40) Distantion Division (DTS 445) -		
15) Notice of References Cited (P10-892) 16) Notice of Draftsperson's Patent Drawing Review (PTO-948)	18) Interview Summary (PTO-413) Paper I19) Notice of Informal Patent Application (I		
17) X Information Disclosure Statement(s) (PTO-1449) Paper No(s)2	20) Other:	P1U-102)	

Application/Control Number: 09526394

Page 2

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-3 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kumar et al (US Pat. 5290732) in view of Zhao et al (US Pat. 5674787).

Regarding claims 1, 2 and 6, Kumar et al disclose a metallurgical structure in an integrated circuit (IC) chip having underlying circuitry/components within an exterior covering comprising:

- a passivation/insulating layer (16b in Fig. 10)
- a via/hole (Fig. 10) through the passivation layer extending to a metal pad/line (14b in Fig. 9)
- a barrier layer lining the via (18b in Fig. 10), and
- a metal plug (40b in Fig. 10) in the via above the barrier layer wherein the metal plug, barrier layer and the passivation layer form a planar exterior surface of the metallurgical structure, and

- solder bump/connector (44 in Fig. 10) in direct contact with the conductive/metal plug (40b in Fig. 10) and the bump being on the planar exterior surface

(Fig. 10; Col. 5, line 23- Col. 6, line 15; Fig. 5-10; Col. 3-12).

Kumar et al fails to specify the metal plug and the line/pad comprising the same material such as copper.

Zhao et al teach using the metal plug (23 in Fig. 6) and the metal line comprising conventional material such as copper (Col. 5, line 22; Col. 7, line 25).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the metal plug and the metal line comprising copper to achieve the desired electrical resistance and improved electrical performance for the interconnect structure using Zhao et al's material in Kumar et al structure.

Regarding claim 3, Kumar et al disclose a barrier layer lining comprising one or more layers of Ti, TiN, Ta and TaN (Col. 3, line 30- Col. 4, line 11) to provide the diffusion barrier between the bumps and the metal pad/line.

3. Claims 4 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kumar et al (US Pat. 5290732) in view of Zhao et al (US Pat. 5674787) and further in view of Chang et al (US Pat. 5048744) and Havemann (US Pat. 6156651).

Regarding claim 4, as explained above for claim 1, Kumar et al disclose using the barrier layers to reduce the diffusion of elements but fail to specify the barrier layer and plug preventing the diffusion of elements within the solder bump into the metal line.

However, the use of barrier layers such as Ti, TiN, Cr, etc. to provide the diffusion barrier against elements/impurities from solder and to improve adhesion, bond strength and reliability of the interconnection/solder joint is well-known in the chip packaging and interconnection technology art (see prior art disclosed by Gardner et al: Col. 1, line 51). Chang et al teach using Cr/Ti barrier layer to improve the diffusion/interaction and enhance conductivity between the solder and the metal such as copper (Col. 7, line 10; Col. 8, line 33; Fig. 8-11).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the barrier layer to prevent the diffusion of elements within the solder bump into the metal line and to improve the reliability of the interconnection using Chang et al's teaching in Kumar et al's structure in view of Zhao et al.

Regarding claim 7, Kumar et al fail to specify a second barrier layer above the metal plug and second metal plug above the second barrier layer with the second metal plug being in direct contact with the solder ball.

Havemann teaches using conventional multilevel structure forming two levels of copper plugs/grooves with TiN barrier layer such that the second barrier layer is above the first metal plug and second metal plug is above the second barrier layer (Fig. 3G; Col. 4, line 55- Col. 5, line 38).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a second barrier layer above the metal plug and second metal plug above the second barrier layer with the second metal plug being in direct contact with the solder ball to further prevent the diffusion of elements within the solder bump into the metal line and to improve the reliability of the interconnection using Havemann's teaching in Kumar et al's structure in view of Zhao et al.

4. Claims 8-11, 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kumar et al (US Pat. 5290732) in view of Zhao et al (US Pat. 5674787) and further in view of Chang et al (US Pat. 5048744) and Havemann (US Pat. 6156651).

Application/Control Number: 09526394 Page 6

Art Unit: 2811

The combined teachings of Kumar et al and Zhao et al and Kumar et al, Zhao et al, Chang et al and Havemann apply to claims 8-10; 13 and 11;14 as explained above for claims 1-3; 6 and 4;7 respectively.

Response to Arguments

- 5. Applicant's arguments filed on 10-31-01 have been fully considered but they are not persuasive.
- A. Applicant contends that Kumar et al do not disclose the metal plug and the metal line/pad comprising a same material.

However, as explained above, Zhao et al teach using the metal plug (23 in Fig. 6) and the metal line being of conventional metal comprising a same material such as copper (Col. 5, line 22; Col. 7, line 25). Therefore, Zhao's structure using the same material for the metal plug and metal line is applied to Kumar et al's bump structure for 35 U.S.C. 103(a) rejection.

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number in (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

Nitin Parekh

01-13-02

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800